Skip to content
GitLab
Explore
Sign in
Open
1
Merged
27
Closed
5
All
33
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
fix(slv): rework loop ranges
!33
· created
Sep 02, 2024
by
Michael Buechler
Merged
1
1
Approved
updated
Sep 04, 2024
fix: math_signed improvements
!32
· created
Jun 24, 2024
by
Lukasz Butkowski
Merged
updated
Jun 24, 2024
Merge branch 'redm' into 'main'
!31
· created
Feb 06, 2024
by
Katharina Schulz
Merged
Approved
updated
Feb 06, 2024
feat(iq): Add saturation feature for tumbling window IQ demodulation, make...
!30
· created
Dec 12, 2023
by
Lukasz Butkowski
Merged
Approved
updated
Dec 13, 2023
Att i2c ack
!29
· created
Nov 21, 2023
by
Lukasz Butkowski
Merged
updated
Nov 21, 2023
Merge branch 'redm' into 'main'
!28
· created
Oct 09, 2023
by
Lukasz Butkowski
Closed
1
updated
Feb 06, 2024
feat(i2c): add sff8472 module
!27
· created
Sep 29, 2023
by
Lukasz Butkowski
Merged
updated
Jan 31, 2024
move lll components into module
!26
· created
Jun 18, 2023
by
Lukasz Butkowski
Merged
updated
Jan 31, 2024
LLL utilities
!25
· created
Apr 06, 2023
by
Lukasz Butkowski
Merged
Approved
updated
Jan 31, 2024
feat(bus): axi4l over spi and II over spi
!24
· created
Apr 04, 2023
by
Lukasz Butkowski
Merged
updated
Apr 05, 2023
Merge redm into main
!23
· created
Apr 03, 2023
by
Lukasz Butkowski
Closed
4
updated
Apr 05, 2023
Port PZT4 components
!22
· created
Mar 29, 2023
by
Lukasz Butkowski
Merged
updated
Mar 29, 2023
Signed unsigned arrays
!21
· created
Feb 15, 2023
by
Lukasz Butkowski
Closed
updated
Feb 15, 2023
feat: add cross clock domain components
!20
· created
Feb 13, 2023
by
Lukasz Butkowski
Merged
updated
Feb 15, 2023
fix(misc): rework trigger_delay
!19
· created
Jan 18, 2023
by
Lukasz Butkowski
Merged
updated
Jan 18, 2023
feat: cross domain clock components
!18
· created
Dec 22, 2022
by
Lukasz Butkowski
Closed
updated
Feb 13, 2023
refactor(divider_restoring): remove LHS dynamic slicing
!17
· created
Nov 15, 2022
by
Lukasz Butkowski
Merged
1
updated
Nov 15, 2022
miscellaneous refactoring and improvement while adding missing components from desy_lib_svn
!16
· created
Nov 07, 2022
by
Lukasz Butkowski
Merged
updated
Nov 07, 2022
feat: signed and unsigned arrays and more pkg_math_iq additions
!15
· created
Oct 21, 2022
by
Lukasz Butkowski
Merged
1
Approved
updated
Nov 16, 2022
Div test
!14
· created
Sep 28, 2022
by
Lukasz Butkowski
Merged
updated
Sep 28, 2022
Prev
1
2
Next