Skip to content

Create trigger signals for external device

Michael Randall requested to merge feat_trigger into main

Creation of an I/O control module (pseudo module) that generates suitable trigger signals from single clock cycle events and other status signals and manages inputs/outputs of GPIO ports and MLVDS lanes.

Merge request reports