Skip to content
GitLab
Explore
Sign in
FPGA Firmware
Libraries
desy_vhdl
Merge requests
Open
1
Merged
25
Closed
5
All
31
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
apply folder structure
!1
· created
May 31, 2022
by
Lukasz Butkowski
Merged
0
updated
May 31, 2022
More pkg_math_functions
!2
· created
Jun 07, 2022
by
Lukasz Butkowski
Merged
8
updated
Jun 13, 2022
Addition of pkg_logic_misc
!3
· created
Jun 09, 2022
by
Lukasz Butkowski
Merged
6
updated
Jun 13, 2022
Draft: Z7IO-related changes and additions
!4
· created
Jun 09, 2022
by
Lukasz Butkowski
Closed
1
updated
Aug 15, 2022
Ad56xx porting
!5
· created
Jun 21, 2022
by
Lukasz Butkowski
Merged
0
updated
Jun 21, 2022
Ad79xx porting
!6
· created
Jun 23, 2022
by
Lukasz Butkowski
Merged
0
updated
Jun 23, 2022
feat: add saturated logic
!7
· created
Jul 05, 2022
by
Lukasz Butkowski
Merged
0
updated
Aug 15, 2022
feat: add t_iq type for In-phase and Quadrature signals
!8
· created
Jul 20, 2022
by
Lukasz Butkowski
Merged
0
updated
Aug 15, 2022
feat(common_rtm): add package with rtm interface types
!9
· created
Jul 29, 2022
by
Lukasz Butkowski
Merged
0
updated
Jul 29, 2022
feat: fractional divider
!10
· created
Aug 02, 2022
by
Lukasz Butkowski
Merged
0
updated
Aug 16, 2022
Draft: Signal limiter
!11
· created
Aug 15, 2022
by
Lukasz Butkowski
0
updated
May 24, 2023
feat: CIC filter
!12
· created
Aug 15, 2022
by
Lukasz Butkowski
Merged
0
updated
Aug 16, 2022
Slope ampl limiter
!13
· created
Aug 22, 2022
by
Lukasz Butkowski
Merged
0
updated
Sep 20, 2022
Div test
!14
· created
Sep 28, 2022
by
Lukasz Butkowski
Merged
0
updated
Sep 28, 2022
feat: signed and unsigned arrays and more pkg_math_iq additions
!15
· created
Oct 21, 2022
by
Lukasz Butkowski
Merged
Approved
1
updated
Nov 16, 2022
miscellaneous refactoring and improvement while adding missing components from desy_lib_svn
!16
· created
Nov 07, 2022
by
Lukasz Butkowski
Merged
0
updated
Nov 07, 2022
refactor(divider_restoring): remove LHS dynamic slicing
!17
· created
Nov 15, 2022
by
Lukasz Butkowski
Merged
1
0
updated
Nov 15, 2022
feat: cross domain clock components
!18
· created
Dec 22, 2022
by
Lukasz Butkowski
Closed
0
updated
Feb 13, 2023
fix(misc): rework trigger_delay
!19
· created
Jan 18, 2023
by
Lukasz Butkowski
Merged
0
updated
Jan 18, 2023
feat: add cross clock domain components
!20
· created
Feb 13, 2023
by
Lukasz Butkowski
Merged
0
updated
Feb 15, 2023
Prev
1
2
Next