Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
S
Software
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Dmytro Levit
Software
Repository
1b3759f989572f21c019dc560d10304d4d01dc68
Select Git revision
Branches
14
feature/sweb
master
default
protected
doublepci
feature/select_different_clock_sources
monitoring
feature/add-makefile
feature/no_device_error_message
feature/add_dma_values
development_Yamada
makefile
new_dma_test_Yamada
dma
6links
pcie40_daq_for_data_wUL
Tags
20
v9.5
v9.4
v9.3
v9.2
v9.1
v9.0
v8.8
v8.7
v8.6
v8.5
v8.4
v8.2
v8.1
v8.0
v6.5
v6.4
v6.3
v6.2
v6.1
v6.0
34 results
software
Pcie40Applications
Compare
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download this directory
zip
tar.gz
tar.bz2
tar
Download
Download source code
zip
tar.gz
tar.bz2
tar
Copy HTTPS clone URL
Copy SSH clone URL
git@gitlab.desy.de:dmytro.levit/software.git
Copy HTTPS clone URL
https://gitlab.desy.de/dmytro.levit/software.git
Create pll lock file when loading the driver
Patrick Robbe
authored
4 years ago
1b3759f9
History
1b3759f9
4 years ago
History
Name
Last commit
Last update
..
Makefile
flags.mk
main_pcie40_b2linkreset.cpp
main_pcie40_b2slc.cpp
main_pcie40_daq.cpp
main_pcie40_dma.cpp
main_pcie40_dma_check.c
main_pcie40_dmahighrate.cpp
main_pcie40_ecs.cpp
main_pcie40_klmbytestream.c
main_pcie40_miniPod.c
main_pcie40_readFPGAversion.cpp
main_pcie40_regconfig.cpp
main_pcie40_reload.c
main_pcie40_send_ul.cpp
main_pcie40_statlink.cpp
main_pcie40_timediff.cpp
main_pcie40_ul.cpp
main_pcie40_ulreset.cpp
pcie40_reload.sh
pcie40_ul_lib.cpp
pcie40_ul_lib.h
pk_tstlib.cpp
pk_tstlib.h
rules.mk