feat: bump bsp_motctrl, fwk, desy_vhdl and timing modules
- Better reset handling on the Aurora links on the bsp side.
- Updated bsp_motctrl, fwk, desy_vhdl and timing Module
- Checked synthesis
- Tested all three bitstreams on hardware
Edited by Cagil Guemues