Skip to content
GitLab
Explore
Sign in
FPGA Firmware
Modules
Miscellaneous Modules (MISC)
fpga_config_manager
Repository
Branches
Overview
Active
Stale
All
Stale branches
desy_vhdl_port
35237067
·
refactor: change to desy_vhdl library
·
May 05, 2022
main
default
protected
0b9b99cd
·
fix(rdl): make rdl compatible with DesyRDL 1.0
·
Apr 06, 2023
1.x.x
529286a0
·
refactor!: make register names compatible to new version
·
Jul 03, 2023