feat: interrupt registers added

Adds ISR and IER interrupt registers. Allows to trigger interrupt on buffer start or on buffer done flags separately foe each DAQ region.

Requires DesyRDL > 1.4 with intr support.