Skip to content

fix(misc): rework trigger_delay

Lukasz Butkowski requested to merge trg_dly into main

This fixes the issue where a delay setting of x>1 would lead to an actual delay of x+4.

A cooctb test is available in verif_desy_vhdl.

Merge request reports

imprint | privacy | Conditions of Use