Skip to content
GitLab
Explore
Sign in
FPGA Firmware
Libraries
desy_vhdl
Repository
Branches
Overview
Active
Stale
All
Active branches
math_signed
aa8e0c57
·
fix: math_signed improvements
·
Apr 30, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
peripheral/adc/ads5263
f053d5d9
·
wip: clean up file
·
Apr 25, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
main
default
protected
f318cc57
·
fix(rtm): fix string compare in pin functions
·
Mar 15, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
Stale branches
porting
161d42e6
·
doc: include IC documentation of flash mo 2020+
·
May 11, 2022
!1
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
z7io
7e4922cb
·
fix(misc): merge changes from desy_lib_svn
·
Jun 10, 2022
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
signal_limiter
71a79b39
·
Fix: corrected the data width for the slope limiter
·
Aug 16, 2022
!11
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
signed_unsigned_arrays
b9335085
·
feat: add f_resize to t_prod_matrix
·
Oct 19, 2022
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
cdc_components
5a040ce0
·
doc: add documentation to cdc
·
Feb 13, 2023
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar