Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
S
Software
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Dmytro Levit
Software
Commits
9cd7de7b
Commit
9cd7de7b
authored
5 years ago
by
Patrick Robbe
Browse files
Options
Downloads
Patches
Plain Diff
Remove readPLLRegister script
parent
7ae14e87
No related branches found
Branches containing commit
Tags
v3.1
Tags containing commit
1 merge request
!1
1link
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
Scripts/readPLLRegister.py
+0
-68
0 additions, 68 deletions
Scripts/readPLLRegister.py
with
0 additions
and
68 deletions
Scripts/readPLLRegister.py
deleted
100755 → 0
+
0
−
68
View file @
7ae14e87
"""
readPLLRegister.py -- module to read external PLLs registers via i2c
Author
PR: First version
"""
import
time
import
os
import
pathtocomponents
import
sys
from
fpga_comp
import
Arria10
from
si534x_comp
import
Si534x
from
xcvr_comp
import
xcvr
def
main
():
if
(
len
(
sys
.
argv
)
!=
2
):
print
"
Missing argument
"
print
"
Syntax : config_PLLs <Nb_of_card> where Nb_of_pcie_slot
"
exit
()
elif
(
sys
.
argv
[
1
]
==
"
0
"
):
print
print
"
===== Target board = 0
"
dev
=
0
elif
(
sys
.
argv
[
1
]
==
"
2
"
):
print
print
"
===== Target board = 2
"
dev
=
2
else
:
print
"
Wrong argument
"
print
"
Syntax : config_PLLs <Nb_of_card> where Nb_of_pcie_slot = 0 or 2
"
exit
()
# Program PLLs
devices
=
\
{
1
:
"
SI5345_U23
"
,
2
:
"
SI5345_U48
"
,
3
:
"
SI5344_U54
"
}
ports
=
\
{
1
:
[
0
,
1
,
2
,
3
],
2
:
[
0
,
1
,
3
,
4
,
8
],
3
:
[
0
,
1
]
}
#dev = 0 # Creates a list of objects with the 3 PLLs
add
=
0x68
pll
=
[
Si534x
(
dev
,
bus
,
add
)
for
bus
in
devices
.
keys
()]
print
for
i
in
devices
.
keys
():
# programs the 3 PLLs
print
"
-----------------------------------------------
"
status
,
val
=
pll
[
i
-
1
].
read_part_number
()
print
"
..... Type of chip =
"
,
format
(
val
,
'
x
'
)
status
,
val
=
pll
[
i
-
1
].
read_device_revision
()
print
"
..... Revision =
"
,
val
print
"
-----------------------------------------------
"
# Measure clocks
if
__name__
==
"
__main__
"
:
main
()
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment