Release 0.2.1 * fixes a VHDL component declaration * fixes an address decoding bug where the generated core wouldn't respond when instantiated at an offset in a greater address space
Release 0.2.1 * fixes a VHDL component declaration * fixes an address decoding bug where the generated core wouldn't respond when instantiated at an offset in a greater address space