Skip to content
GitLab
Explore
Sign in
FPGA Firmware
Tools
DesyRDL
Merge requests
Open
0
Merged
33
Closed
1
All
34
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
fix(vhdl,DesyListener): Fix mem instance case RO, fix register width when gap
!34
· created
Feb 07, 2024
by
Romain BRONÈS
Merged
0
updated
Mar 19, 2024
Interrupts support
!33
· created
Dec 21, 2023
by
Lukasz Butkowski
Merged
0
updated
Jan 02, 2024
fix(tmpl): handle sparse registers correctly
!32
· created
Nov 30, 2023
by
Lukasz Butkowski
Merged
5
updated
Dec 19, 2023
feat: implement more software access properties
!31
· created
Nov 27, 2023
by
Lukasz Butkowski
Merged
1
updated
Nov 28, 2023
fix: make interface comparison case-insensitive
!30
· created
Nov 15, 2023
by
Lukasz Butkowski
Merged
0
updated
Dec 19, 2023
cocotb register model template
!29
· created
Sep 26, 2023
by
Lukasz Butkowski
Merged
0
updated
Sep 26, 2023
feat: IBUS decoder
!28
· created
Jun 19, 2023
by
Lukasz Butkowski
Merged
0
updated
Jun 19, 2023
style(VHDL): add space between semicolon and comments
!27
· created
May 23, 2023
by
Lukasz Butkowski
Merged
0
updated
May 23, 2023
feat: add a Dunder Version and use it in setup.cfg
!26
· created
Apr 20, 2023
by
Lukasz Butkowski
Merged
0
updated
Apr 21, 2023
Refactored Version: 1.0
!25
· created
Mar 30, 2023
by
Lukasz Butkowski
Merged
0
updated
Mar 30, 2023
refactor: improve hierarchy separator usage in context
!24
· created
Dec 08, 2022
by
Lukasz Butkowski
Merged
0
updated
Dec 09, 2022
feat: Field information in header template
!23
· created
Dec 01, 2022
by
Lukasz Butkowski
Merged
Approved
0
updated
Dec 01, 2022
feat: implement ieee754
!22
· created
Nov 30, 2022
by
Lukasz Butkowski
Merged
7
updated
Dec 02, 2022
implement Regfiles
!21
· created
Oct 27, 2022
by
Lukasz Butkowski
Merged
1
updated
Nov 24, 2022
fix(top.vhd.in): fix index for multi-dim register arrays
!20
· created
Sep 26, 2022
by
Lukasz Butkowski
Merged
0
updated
Sep 26, 2022
fix: ignore address bits above self
!19
· created
Jul 15, 2022
by
Lukasz Butkowski
Merged
0
updated
Jul 15, 2022
fix: drop _if from component template
!18
· created
May 23, 2022
by
Lukasz Butkowski
Merged
0
updated
May 23, 2022
build: use pyproejct.toml + setup.cfg
!17
· created
Feb 07, 2022
by
Lukasz Butkowski
Merged
6
updated
Apr 07, 2022
refactor: don't merge per-addrmap mapfiles
!16
· created
Feb 04, 2022
by
Lukasz Butkowski
Merged
1
updated
Feb 11, 2022
feat: generate a mapfile.h
!15
· created
Jan 24, 2022
by
Lukasz Butkowski
Merged
1
updated
Feb 11, 2022
Prev
1
2
Next