verif_desy_vhdl