module_b

Project information

An example module for tutorial purposes. This module is using .rdl files to describe its register space. It also instantiates another DESY Module (TIMING) and integrates its address space into itself.

12 Commits
1 Branch
0 Tags

README

Created on

November 14, 2025

Loading

Imprint | Privacy | Conditions of Use