Explore projects

Main VHDL library

Data Acquisition Module that is used to sample signals and create AXI.4 Full packages (Manager).

BSP module for SIS8300KU AMC board with xDMA implementation along with DesyRDL library

Building blocks for the cooperative development of firmware and software.