Explore projects

Verification Projects for components under desy_vhdl library

Decoder module for the timing information from timers.

Generic Timing Module. Creates triggers, strobes for the application.

Data Acquisition Module that is used to sample signals and create AXI.4 Full packages (Manager).