Explore projects

Generate VHDL and .map files from SystemRDL input

Verification Projects for components under desy_vhdl library

Building blocks for the cooperative development of firmware and software.

Example project to test desyrdl with examples

Decoder module for the timing information from timers.

BSP for DAMC-FMC2ZUP board

Application Module for DRTM-VM2HF and DRTM-VM2LF Rear Transition Modules

Generic Timing Module. Creates triggers, strobes for the application.

Data Acquisition Module that is used to sample signals and create AXI.4 Full packages (Manager).

Example project for DRTM-AD84 rtm. By default with FMC1Z7IO BSP.

This is a clone of files prepared by DRS4 authors