Explore projects

Verification Projects for components under desy_vhdl library

Example project to test desyrdl with examples

Decoder module for the timing information from timers.

Project to generate and maintain common FwkLinux package feed, mirrors and pr/hash services.

Application Module for DRTM-VM2HF and DRTM-VM2LF Rear Transition Modules

BSP for DAMC-FMC2ZUP board

Generic Timing Module. Creates triggers, strobes for the application.

Data Acquisition Module that is used to sample signals and create AXI.4 Full packages (Manager).

Application Module for DRTM-AD84 Rear Transition Module