Explore projects

Data Acquisition Module that is used to sample signals and create AXI.4 Full packages (Manager).

Generic Timing Module. Creates triggers, strobes for the application.

BSP for DAMC-FMC2ZUP board

Windows distributive of Dioptas software

FPGAs of the wing-LDA in separate directory

CALICE AHCAL DIF2 firmware

Verification for the llrf_fwd_refl_decoupler

Extension to the tsfpga and hdl_registers development platforms for the corel package.

Verification Projects for components under desy_vhdl library

Example project for DRTM-AD84 rtm. By default with FMC1Z7IO BSP.

Wing-LDA, all FPGAs and MARS module

Basic tutorial on how to use fwk to create a simple Vivado project along with a verification of a module using CocoTB and GHDL.

mini-tlu, working as beam interface for CALICE AHCAL prototype

DRTM-PZT4 board support module